ABSTRACT A concurrent dual-band low-noise amplifier (LNA) targeted for W-LAN IEEE 802.11 a/b/g standards is designed using 0.13-µm CMOS process. To attain the power-constrained simultaneous noise and input matching at 2.4 and 5.2 GHz, cascode common source inductive degeneration topology is adopted. The LNA achieves input reflection coefficients of −16.8 and −19.4 dB, forward gains of 19.3 and 17.5 dB at 2.4 and 5.2 GHz, respectively. Furthermore, the LNA exhibits noise figures of 3.2 and 3.3 dB with input 1-dB compression points of −29.6 and −28.2 dBm, while third-order input intercept points of −20.1 and −18.1 dBm at 2.4 and 5.2 GHz, respectively. The LNA dissipates 2.4 mW of power from a 1.2-V supply.
I. INTRODUCTION
Growth of wireless applications require communication systems with more bandwidth and data rate. Since narrow band systems cannot cater to these requirements, a wideband system has been introduced to operate at a range of frequencies between 2.4 to 5.2 GHz. However, this wideband system introduces an out-of-band interference which degrades the sensitivity of the system [1] , [2] . To alleviate this issue, an alternative approach is to design a narrow-band system that can operate at two different frequencies simultaneously. For the case of 802.11b/g and 802.11a, data rate of up to 54 Mbps can be attained for the design of a concurrent dualband receiver at 2.4 and 5.2 GHz, respectively.
The LNA, whose function is to amplify simultaneously the low power signal and inhibit degradation of signal-tonoise ratio, is typically the first block in a receiver system. To achieve multiband operation, a switching LNA [3] - [5] is introduced to operate one band at a time. However, this configuration leads to lagging and to overcome this issue, a parallel LNA [6] is designed to manage two bands of operation, simultaneously. Despite the advantage, the parallel LNA results in larger footprint and higher power consumption. To overcome this issue, a concurrent dual-band LNA with a smaller footprint and lower power consumption is designed to manage two bands of operation, simultaneously. For this concurrent dual-band LNA requirement, dual-band input and output matching networks are needed.
In this paper, various dual-band matching networks of the LNA have been reviewed and analyzed. To achieve the dualband input and output impedance matching, a combination of bandpass and band-stop filters is utilized. This combination of filters may cause unbalanced amplitude of the gain, which is detailed out in the analysis leading to a new dual-band output matching network. The proposed solution is not only capable of eliminating the usage of a band-stop filter but also achieves a balanced and relatively high gain at the desired frequencies of operation.
In addition, this research work shows detailed guidelines on how to achieve the balanced noise figure at both operating frequencies. The LNA is designed by combining a typical narrow-band LNA topology with a dual-band input matching network and a proposed dual-band output matching network for Wireless Local Area Network/Bluetooth (WLAN/BT) applications using RF CMOS process. This paper is organized as follows. Section II analyzes the conventional and the proposed dual-band output matching network. Section III discusses the complete design of a concurrent dual-band LNA. Simulation results are then presented in Section IV. comprising of a parallel combination of bandpass and bandstop filters. The matching network is illustrated in Fig.1 , where L 1 and C 1 forms the bandpass filter while L 2 and C 2 forms the band-stop filter. With the filters shunted to ac ground, the signal is coupled to the output by capacitance C c2 . The bandpass and the band-stop filters create a pass band and a stop band at the resonant frequency ω s , respectively, giving rise to two passbands as depicted in Fig.1 . The operating frequencies of these passbands occur at the two intersecting points p 1 and p 2 of these two filters.
The output impedance of network shown in Fig. 1 can be expressed as
which is further simplified to yield
From (2), the characteristic equation is given by
(3) is the fourth order polynomial which can be solved by taking the sum of roots and the product of the roots [9] . Hence, the sum of the roots S and the product of roots P are given by
where
By substituting (6) and (7) into (4) yields
and substituting (6) and (8) into (5) 
In addition, the resonant frequency of the band-stop filter gives
where ω s occurs as the average of the two operating radian frequencies ω 1 and ω 2 . Assuming either value of L 2 or C 2 is known, (11) can be solved. Then (10) can be arranged as
Therefore, substituting (12) into (9) yields the capacitance C 1 . With known C 1 , L 1 can be calculated from (12) .
As illustrated in Fig.1 , one critical drawback of applying the conventional output matching network is the significant drop in the gain of the LNA at the operating frequencies. Furthermore, if the resonant frequency ω s is slightly lower or higher than ω s , the LNA produces an uneven gain. For ω s > ω s , the LNA produces a lower gain at higher frequency. In contrast, the LNA exhibits a lower gain at lower frequency if ω s < ω s . This behavior is illustrated in Fig. 2 . In order to overcome these limitations, a new dual-band output matching network is proposed in the following section. 
B. PROPOSED DUAL-BAND OUTPUT MATCHING NETWORK
To achieve balanced and high gain at both operating frequencies, a new dual-band output matching network comprising two bandpass filters connected in series is proposed as shown in Fig. 3 . The two bandpass filters (L 1 , C 1 ) and (L 2 , C 2 ) resonate at 2.4 and 5.2 GHz, respectively. To an advantage, this approach further eliminates the use of a band-stop filter.
The output impedance of the proposed matching network shown in Fig. 3 can be expressed as
and with further simplification, (13) results in
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and by solving (15), yields
The component values for (L 1 , C 1 ) and (L 2 , C 2 ) are then obtained from (16) and (17), respectively.
III. CONCURRENT DUAL-BAND LNA DESIGN
The schematic of the proposed concurrent dual-band LNA is designed using a cascode common source amplifier topology with inductive degeneration as shown in Fig. 4 . M 1 and M 2 are used as common source and common gate amplifiers, respectively, which are connected in a cascode configuration.
To further improve the isolation between the input and the output, M 3 and M 4 (i.e buffer stage) are used as a source follower and a current source, respectively. The common source (CS) transistor M 1 with inductive degeneration is used by Shaeffer and Lee [15] to achieve power constrained noise optimization LNA. Further improvement has been proposed in the PCSNIM technique by adding the external capacitance C ex between the gate and the source of M 1 .
The use of C ex is introduced by Andreani and Sjoland [16] to minimize the noise figure at low power consumption. It was then theoretically investigated by Nguyen et al. [17] in the PCSNIM technique. To achieve the dual-band input impedance matching, a parallel network, comprising inductance L 3 and capacitance C 3 are in series with the narrow band LNA input matching network, comprising source inductance L s , gate inductance L g and gate to source external capacitance C ex [1] , [2] . In addition, coupling capacitances C c1 , C c2 , and C c3 are at the input and at the output of the cascode stage and the output of the buffer stage, respectively. In this work, a proposed dual-band output matching network differs from the conventional dual-band output matching network as it utilizes a parallel combination of a bandpass filter and a band-stop filter while the proposed network has two bandpass filters connected in series to achieve the dualband output impedance matching simultaneously. 
A. INPUT STAGE NOISE OPTIMIZATION
According to Friis law, the noise performance of the overall receiver system is dominated by the input stage of the LNA. The noise analysis is shown in Fig. 5 . Furthermore the simplified small-signal equivalent model is extracted in Fig. 6 . As the input stage contains a CS amplifier, the detailed noise analysis is reviewed in Appendix A. From Fig. 6 , the optimum source impedance can be modified from Z opt (A14) as where
From (18), the real and the imaginary parts can be separated as follows:
ωC gs
It is assumed that the value of K c is approximately close to 1 for a CMOS process [17] - [19] . From Fig. 5 , the input impedance of the LNA is derived in Appendix B, given as
It can be seen in (24) that the source inductive degeneration forms the real part in the input impedance which in turn helps to reduce the discrepancy between the real parts of the optimum noise impedance and the input impedance of dualband LNA. The condition that allows the simultaneous noise and input matching is given by [17] , [20] - [22] as
From (21)- (24), (25) can be satisfied when the following conditions are met [21] :
Assuming K c is close to 1, the imaginary part of Z opt and the imaginary part of Z in are almost equal with the opposite sign, hence (28) and (29) are satisfied. From (26) and (27) , the real part of Z in and Z opt should match to source impedance (Z s = 50 + j0 ) for the simultaneous noise and input matching of dual-band LNA. However, it is clear from (21) that the noise matching cannot be achieved at both operating frequencies simultaneously because the real part of Z opt is distributed between two different frequencies [18] . Hence, to obtain a balanced noise performance at both operating frequencies, (21) is rewritten as
The optimum noise performance, in this case, has been obtained at both frequencies concurrently, validating the approach of dual-band input noise optimization.
B. INPUT STAGE DESIGN METHODOLOGY
The qualitative description of the input stage for the dualband LNA, using power-constrained simultaneous noise and input matching with balanced noise performance, would be as follows: First, choose the optimum transistor width W M 1 ,opt,P D based on the power-constrained noise optimization given by [15] 
where L is the effective channel length of M 1 , C ox is the oxide capacitance, R s is the source impedance and Q L,opt,P D is the input circuit optimum quality factor. Subsequently, to determine the DC bias V GS is calculated to give fixed power dissipation. Now, L s and C ex can be obtained by satisfying
with known L s and C ex , L g can be determined from the following expression [21] 
With the imaginary part of (24) is equal to zero, which is simplified to be
The resulting fourth order polynomial from (36) can be solved by taking the sum of the roots S and the product of the roots P, VOLUME 5, 2017 yielding
From (38), L 3 C 3 can be obtained as
and by substituting (42) into (37) yields
Therefore, L 3 can be determined from (42) [23] , [24] .
D. BUFFER STAGE
The last stage in the design of the dual-band LNA is the output buffer. This buffer is incorporated into the overall LNA design in order to match the output impedance to a network analyzer for measurement purpose. The source follower M 3 as shown in Fig. 4 , translates the high impedance path at the gate of M 3 to the low impedance path at the source of M 3 . This condition can be achieved by biasing transistor M 3 to yield 1/g m 3 = 50 .
IV. SIMULATION RESULTS
A concurrent dual-band LNA, as shown in Fig. 4 , is simulated using 0.13-µm CMOS technology at 2.4 and 5.2 GHz for BT/WLAN applications, respectively. The core of the LNA dissipates a total current of 2.0 mA from 1.2 V supply. Fig. 7 shows the simulated forward gain S 21 , input reflection coefficient S 11 , noise figure NF and minimum noise figure NFmin of the LNA up to 6 GHz. for the noise figure. On the other hand, the minimum noise figures occur at 2.2 and 4.9 GHz, denoted by ω 1n and ω 2n , respectively. The simplified relationship between ω 1 , ω 2 and ω 1n , ω 2n is given by [19] as
For simultaneous noise and input matching to be fulfilled, K c expression in (45) and (46) should be close to 1. From (45), K c is equal to 0.84 and from (46), K c is equal to 0.88. The fact that K c approximates to 1 signifies the close proximity between the operating frequencies of the concurrent dual-band LNA and the frequencies where the minimum NFs occur. If (45) and (46) do not yield a value of K c close to 1, the design of the concurrent dual-band LNA cannot fulfill the simultaneous noise and input matching. From Fig. 8 , the output return losses without C c2 are 24.3 and 14.1 dB, while the output return losses with C c2 are 23.5 and 27.8 dB at 2.4 and 5.2 GHz, respectively. Power performances of the dual-band LNA are shown in Fig. 9 and Fig. 10 at 2.4 GHz and 5.2 GHz, respectively. An input 1-dB compression point P 1dB and an input third-order intercept point IIP3 are −29.6 and −20.1 dBm at 2.4 GHz as observed in Fig. 9 . In the other hand, P 1dB and IIP3 are −28.2 and −18.1 dBm at 5.2 GHz, as shown in Fig. 10 . Table 1 summarizes the simulated performance of the concurrent dual-band LNA as depicted in Fig. 4 . Table 2 compares the performance of this concurrent dual-band with previously published concurrent dual-band LNAs working in S and C-bands. The forward gains, noise figures and power dissipation are comparable with previously published concurrent dual-band LNAs.
V. CONCLUSION
A concurrent dual-band LNA with a modified output matching network is presented in this paper along with a comprehensive analysis to study the noise performance at its input. The effectiveness of the design has been demonstrated through simulated high forward gain and balanced noise VOLUME 5, 2017 figure performance at the operating frequencies. The proposed concurrent dual-band LNA can be expanded at other frequencies for multi-band RF systems.
APPENDIX A NOISE PARAMETERS OF CS AMPLIFIER
The noise of the LNA is a measure of noise factor F, which is the ratio of the total output noise power to the noise power at the source, is given by [23] 
The noise performance of an LNA is directly related to an input matching. The transistor M 1 is used at the input of the LNA as depicted in Fig. 4 . To analyze the noise of a two port network, an equivalent circuit can be modeled as shown in Fig. 11 . v gs and C gs are the voltage and the capacitance between the gate and source of M 1 , respectively, whereas g m is transconductance. From the figure, the mean squared drain noise current is given by [23] - [25] 
and a mean squared gate noise current [26] is
where k is Boltzmann constant, T is the absolute temperature and f is the bandwidth. The parameters γ and δ are constants associated with a drain and a gate noise current, respectively. Here, g do is the drain-source conductance when the drain-source voltage V DS is equal to zero and shunt conductance g g is given by
The gate induced noise current is partially correlated to the drain thermal noise current with a correlation coefficient c given by [15] , [27] , [28] 
Representation of a gate induced noise current as combination of a correlated and uncorrelated gate induced noise currents.
As shown in Fig. 12 , the gate induced noise current can be represented by a combination between correlated and uncorrelated gate noise currents given by
FIGURE 13. Replacement of drain thermal noise current with input noise voltage and input noise current.
As shown in Fig. 13 , the drain noise current is referred to the input by two noise sources, namely the mean squared noise voltage v 2 ndi and the mean squared noise current i 2 ndi . The ratio between the two is equal to the admittance at the input given by [25] 
In general, the noise factor can be expressed as follows [29] 
where Y s and Y opt are the source admittance and the optimum source admittance while F min , R n and G s are the minimum noise factor, the noise resistance and the source conductance, respectively. Notethat, F min can be achieved at the optimum source admittance condition, i.e. Y s = Y opt . After some elaborative algebraic derivations [25] , the noise parameters of the CS amplifier can be expressed as
where ω T = 2πf T = g m /C gs and f T is the transistor's cutoff frequency. Note that, the effects of M 2 on the noise and frequency response are neglected, as well as the parasitic resistances at the gate, the body, the source and the drain terminal, and gate-drain capacitance of M 1 . 
APPENDIX B DERIVATION OF THE INPUT IMPEDANCE FOR A CONCURRENT DUAL-BAND LNA
The small-signal model for the input impedance of the dualband LNA as shown in Fig. 14 
